mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 09:57:08 +03:00
e53d24d6d2
ifdef function prototypes with CONFIG_* defines. This fixes MISRA rule 8.6 violations which complain about undefined functions. Also moved nvgpu_channel_get_from_file prototype to ioctl_channel.h & nvgpu_probe to driver_common.h as those are linux specific. Define nvgpu_init_soc_vars in posix/soc.c as it is implemented in QNX. JIRA NVGPU-3873 Change-Id: I5d2b238e1b5d1318867cd2416ac5f03cc6ab7c6a Signed-off-by: Sagar Kamble <skamble@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2196794 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: Deepak Nibade <dnibade@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Alex Waterman <alexw@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
56 lines
2.1 KiB
C
56 lines
2.1 KiB
C
/*
|
|
* Copyright (c) 2018-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* GM20B TOP UNIT
|
|
*/
|
|
|
|
#ifndef TOP_GM20B_H
|
|
#define TOP_GM20B_H
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
struct gk20a;
|
|
struct nvgpu_device_info;
|
|
|
|
int gm20b_device_info_parse_enum(struct gk20a *g, u32 table_entry,
|
|
u32 *engine_id, u32 *runlist_id,
|
|
u32 *intr_id, u32 *reset_id);
|
|
#ifdef CONFIG_NVGPU_HAL_NON_FUSA
|
|
int gm20b_device_info_parse_data(struct gk20a *g, u32 table_entry, u32 *inst_id,
|
|
u32 *pri_base, u32 *fault_id);
|
|
int gm20b_get_device_info(struct gk20a *g, struct nvgpu_device_info *dev_info,
|
|
u32 engine_type, u32 inst_id);
|
|
bool gm20b_is_engine_ce(struct gk20a *g, u32 engine_type);
|
|
u32 gm20b_get_ce_inst_id(struct gk20a *g, u32 engine_type);
|
|
#endif
|
|
|
|
bool gm20b_is_engine_gr(struct gk20a *g, u32 engine_type);
|
|
|
|
u32 gm20b_top_get_max_gpc_count(struct gk20a *g);
|
|
u32 gm20b_top_get_max_tpc_per_gpc_count(struct gk20a *g);
|
|
|
|
u32 gm20b_top_get_max_fbps_count(struct gk20a *g);
|
|
u32 gm20b_top_get_max_ltc_per_fbp(struct gk20a *g);
|
|
u32 gm20b_top_get_max_lts_per_ltc(struct gk20a *g);
|
|
u32 gm20b_top_get_num_ltcs(struct gk20a *g);
|
|
|
|
#endif
|