mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
84b493e644
SEC2 falcon base address was being set without invoking hal api. Remove FALCON_SEC_BASE. This patch defines gpu_ops.sec2.falcon_base_addr hal api to get this base address. Also, don't initialize the base for non-supported falcons. JIRA NVGPU-1587 Change-Id: Iad19a9987416076cf9090d30a48ff83369cf73c2 Signed-off-by: Sagar Kamble <skamble@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1969429 Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Alex Waterman <alexw@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
51 lines
2.1 KiB
C
51 lines
2.1 KiB
C
/*
|
|
* Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_SEC2_TU104_H
|
|
#define NVGPU_SEC2_TU104_H
|
|
|
|
struct nvgpu_sec2;
|
|
|
|
int tu104_sec2_reset(struct gk20a *g);
|
|
int tu104_sec2_flcn_copy_to_emem(struct nvgpu_falcon *flcn,
|
|
u32 dst, u8 *src, u32 size, u8 port);
|
|
int tu104_sec2_flcn_copy_from_emem(struct nvgpu_falcon *flcn,
|
|
u32 src, u8 *dst, u32 size, u8 port);
|
|
int tu104_sec2_setup_hw_and_bl_bootstrap(struct gk20a *g,
|
|
struct hs_acr *acr_desc,
|
|
struct nvgpu_falcon_bl_info *bl_info);
|
|
|
|
int tu104_sec2_queue_head(struct gk20a *g, struct nvgpu_falcon_queue *queue,
|
|
u32 *head, bool set);
|
|
int tu104_sec2_queue_tail(struct gk20a *g, struct nvgpu_falcon_queue *queue,
|
|
u32 *tail, bool set);
|
|
void tu104_sec2_msgq_tail(struct gk20a *g, struct nvgpu_sec2 *sec2,
|
|
u32 *tail, bool set);
|
|
|
|
void tu104_sec2_isr(struct gk20a *g);
|
|
bool tu104_sec2_is_interrupted(struct nvgpu_sec2 *sec2);
|
|
void tu104_sec2_enable_irq(struct nvgpu_sec2 *sec2, bool enable);
|
|
void tu104_start_sec2_secure(struct gk20a *g);
|
|
u32 tu104_sec2_falcon_base_addr(void);
|
|
|
|
#endif /* NVGPU_SEC2_TU104_H */
|