mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
39a9e251da
This change adds a new sysfs node to allow configuring CZF_BYPASS, to
enable platforms with low context-switching latency requirements.
/sys/devices/17000000.gp10b/czf_bypass
Values:
0 - always
1 - lateZ (default)
2 - single pass
3 - never
The specified value will apply only to newly allocated contexts.
Bug 1914014
Change-Id: Ibb9a8e86089acaadaa7260b00eedec5c80762d6f
Signed-off-by: Peter Boonstoppel <pboonstoppel@nvidia.com>
Reviewed-on: http://git-master/r/1478567
(cherry picked from commit 3bc022cb38)
Reviewed-on: http://git-master/r/1473820
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
100 lines
2.5 KiB
C
100 lines
2.5 KiB
C
/*
|
|
* GP10B specific sysfs files
|
|
*
|
|
* Copyright (c) 2016-2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include "gk20a/gk20a.h"
|
|
#include "gp10b_sysfs.h"
|
|
|
|
#include <nvgpu/hw/gp10b/hw_gr_gp10b.h>
|
|
|
|
#define ROOTRW (S_IRWXU|S_IRGRP|S_IROTH)
|
|
|
|
static ssize_t ecc_enable_store(struct device *dev,
|
|
struct device_attribute *attr, const char *buf, size_t count)
|
|
{
|
|
struct gk20a *g = get_gk20a(dev);
|
|
u32 ecc_mask;
|
|
u32 err = 0;
|
|
|
|
err = sscanf(buf, "%d", &ecc_mask);
|
|
if (err == 1) {
|
|
err = g->ops.pmu.send_lrf_tex_ltc_dram_overide_en_dis_cmd
|
|
(g, ecc_mask);
|
|
if (err)
|
|
nvgpu_err(g, "ECC override did not happen\n");
|
|
} else
|
|
return -EINVAL;
|
|
return count;
|
|
}
|
|
|
|
static ssize_t ecc_enable_read(struct device *dev,
|
|
struct device_attribute *attr, char *buf)
|
|
{
|
|
struct gk20a *g = get_gk20a(dev);
|
|
|
|
return sprintf(buf, "ecc override =0x%x\n",
|
|
g->ops.gr.get_lrf_tex_ltc_dram_override(g));
|
|
}
|
|
|
|
static DEVICE_ATTR(ecc_enable, ROOTRW, ecc_enable_read, ecc_enable_store);
|
|
|
|
|
|
static ssize_t czf_bypass_store(struct device *dev,
|
|
struct device_attribute *attr, const char *buf, size_t count)
|
|
{
|
|
struct gk20a *g = get_gk20a(dev);
|
|
unsigned long val;
|
|
|
|
if (kstrtoul(buf, 10, &val) < 0)
|
|
return -EINVAL;
|
|
|
|
if (val >= 4)
|
|
return -EINVAL;
|
|
|
|
g->gr.czf_bypass = val;
|
|
|
|
return count;
|
|
}
|
|
|
|
static ssize_t czf_bypass_read(struct device *dev,
|
|
struct device_attribute *attr, char *buf)
|
|
{
|
|
struct gk20a *g = get_gk20a(dev);
|
|
|
|
return sprintf(buf, "%d\n", g->gr.czf_bypass);
|
|
}
|
|
|
|
static DEVICE_ATTR(czf_bypass, ROOTRW, czf_bypass_read, czf_bypass_store);
|
|
|
|
void gp10b_create_sysfs(struct device *dev)
|
|
{
|
|
struct gk20a *g = get_gk20a(dev);
|
|
int error = 0;
|
|
|
|
g->gr.czf_bypass = gr_gpc0_prop_debug1_czf_bypass_init_v();
|
|
|
|
error |= device_create_file(dev, &dev_attr_ecc_enable);
|
|
error |= device_create_file(dev, &dev_attr_czf_bypass);
|
|
if (error)
|
|
nvgpu_err(g, "Failed to create sysfs attributes!\n");
|
|
}
|
|
|
|
void gp10b_remove_sysfs(struct device *dev)
|
|
{
|
|
device_remove_file(dev, &dev_attr_ecc_enable);
|
|
device_remove_file(dev, &dev_attr_czf_bypass);
|
|
}
|