mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
36f02cf497
Add a pointer to struct gk20a to the FUSE APIs. This helps QNX builds avoid any static data definitions. Also this change plumbs struct gk20a in some of the Linux clk code and fixes a few minor style nits. Change-Id: I27dfb2c4e9a352f784d6cead150460d8e9e808d3 Signed-off-by: Alex Waterman <alexw@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1537611 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: Richard Zhao <rizhao@nvidia.com> Reviewed-by: svccoveritychecker <svccoveritychecker@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Sourab Gupta <sourabg@nvidia.com> Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
56 lines
1.6 KiB
C
56 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#include <soc/tegra/fuse.h>
|
|
|
|
#include <nvgpu/fuse.h>
|
|
|
|
int nvgpu_tegra_get_gpu_speedo_id(struct gk20a *g)
|
|
{
|
|
return tegra_sku_info.gpu_speedo_id;
|
|
}
|
|
|
|
/*
|
|
* Use tegra_fuse_control_read/write() APIs for fuse offsets upto 0x100
|
|
* Use tegra_fuse_readl/writel() APIs for fuse offsets above 0x100
|
|
*/
|
|
void nvgpu_tegra_fuse_write_bypass(struct gk20a *g, u32 val)
|
|
{
|
|
tegra_fuse_control_write(val, FUSE_FUSEBYPASS_0);
|
|
}
|
|
|
|
void nvgpu_tegra_fuse_write_access_sw(struct gk20a *g, u32 val)
|
|
{
|
|
tegra_fuse_control_write(val, FUSE_WRITE_ACCESS_SW_0);
|
|
}
|
|
|
|
void nvgpu_tegra_fuse_write_opt_gpu_tpc0_disable(struct gk20a *g, u32 val)
|
|
{
|
|
tegra_fuse_writel(val, FUSE_OPT_GPU_TPC0_DISABLE_0);
|
|
}
|
|
|
|
void nvgpu_tegra_fuse_write_opt_gpu_tpc1_disable(struct gk20a *g, u32 val)
|
|
{
|
|
tegra_fuse_writel(val, FUSE_OPT_GPU_TPC1_DISABLE_0);
|
|
}
|
|
|
|
int nvgpu_tegra_fuse_read_gcplex_config_fuse(struct gk20a *g, u32 *val)
|
|
{
|
|
return tegra_fuse_readl(FUSE_GCPLEX_CONFIG_FUSE_0, val);
|
|
}
|
|
|
|
int nvgpu_tegra_fuse_read_reserved_calib(struct gk20a *g, u32 *val)
|
|
{
|
|
return tegra_fuse_readl(FUSE_RESERVED_CALIB0_0, val);
|
|
}
|