mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
f6a634ff24
Setting timeslice for virtualized case was not effective, because both ioctls NVGPU_TSG_IOCTL_SET_TIMESLICE and NVGPU_SCHED_IOCTL_TSG_SET_TIMESLICE were calling the native function to set TSG timeslice. - Fixed wrapper function to call HAL - Defined HAL function for "native" set TSG timeslice - Also, properly update timeout_us in TSG context, in virtualized case. This change also moves the min/max bounds checking for tsg timeslice into the native function implementation. There is no sysfs node for these parameters for vgpu, as RM server is ultimately responsible for this check. Bug 200263575 Change-Id: Ibceab9427561ad58ec28abfff0c96ca8f592bdb9 Signed-off-by: Thomas Fleury <tfleury@nvidia.com> Reviewed-on: http://git-master/r/1283180 Reviewed-by: svccoveritychecker <svccoveritychecker@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
130 lines
3.3 KiB
C
130 lines
3.3 KiB
C
/*
|
|
* Copyright (c) 2016-2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/tegra_vgpu.h>
|
|
|
|
#include "gk20a/gk20a.h"
|
|
#include "gk20a/channel_gk20a.h"
|
|
#include "gk20a/platform_gk20a.h"
|
|
#include "gk20a/tsg_gk20a.h"
|
|
#include "vgpu.h"
|
|
|
|
static int vgpu_tsg_open(struct tsg_gk20a *tsg)
|
|
{
|
|
struct tegra_vgpu_cmd_msg msg = {};
|
|
struct tegra_vgpu_tsg_open_params *p =
|
|
&msg.params.tsg_open;
|
|
int err;
|
|
|
|
gk20a_dbg_fn("");
|
|
|
|
msg.cmd = TEGRA_VGPU_CMD_TSG_OPEN;
|
|
msg.handle = vgpu_get_handle(tsg->g);
|
|
p->tsg_id = tsg->tsgid;
|
|
err = vgpu_comm_sendrecv(&msg, sizeof(msg), sizeof(msg));
|
|
err = err ? err : msg.ret;
|
|
if (err) {
|
|
gk20a_err(dev_from_gk20a(tsg->g),
|
|
"vgpu_tsg_open failed, tsgid %d", tsg->tsgid);
|
|
}
|
|
|
|
return err;
|
|
}
|
|
|
|
static int vgpu_tsg_bind_channel(struct tsg_gk20a *tsg,
|
|
struct channel_gk20a *ch)
|
|
{
|
|
struct tegra_vgpu_cmd_msg msg = {};
|
|
struct tegra_vgpu_tsg_bind_unbind_channel_params *p =
|
|
&msg.params.tsg_bind_unbind_channel;
|
|
int err;
|
|
|
|
gk20a_dbg_fn("");
|
|
|
|
err = gk20a_tsg_bind_channel(tsg, ch);
|
|
if (err)
|
|
return err;
|
|
|
|
msg.cmd = TEGRA_VGPU_CMD_TSG_BIND_CHANNEL;
|
|
msg.handle = vgpu_get_handle(tsg->g);
|
|
p->tsg_id = tsg->tsgid;
|
|
p->ch_handle = ch->virt_ctx;
|
|
err = vgpu_comm_sendrecv(&msg, sizeof(msg), sizeof(msg));
|
|
err = err ? err : msg.ret;
|
|
if (err) {
|
|
gk20a_err(dev_from_gk20a(tsg->g),
|
|
"vgpu_tsg_bind_channel failed, ch %d tsgid %d",
|
|
ch->hw_chid, tsg->tsgid);
|
|
gk20a_tsg_unbind_channel(ch);
|
|
}
|
|
|
|
return err;
|
|
}
|
|
|
|
static int vgpu_tsg_unbind_channel(struct channel_gk20a *ch)
|
|
{
|
|
struct tegra_vgpu_cmd_msg msg = {};
|
|
struct tegra_vgpu_tsg_bind_unbind_channel_params *p =
|
|
&msg.params.tsg_bind_unbind_channel;
|
|
int err;
|
|
|
|
gk20a_dbg_fn("");
|
|
|
|
err = gk20a_tsg_unbind_channel(ch);
|
|
if (err)
|
|
return err;
|
|
|
|
msg.cmd = TEGRA_VGPU_CMD_TSG_UNBIND_CHANNEL;
|
|
msg.handle = vgpu_get_handle(ch->g);
|
|
p->ch_handle = ch->virt_ctx;
|
|
err = vgpu_comm_sendrecv(&msg, sizeof(msg), sizeof(msg));
|
|
err = err ? err : msg.ret;
|
|
WARN_ON(err);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int vgpu_tsg_set_timeslice(struct tsg_gk20a *tsg, u32 timeslice)
|
|
{
|
|
struct tegra_vgpu_cmd_msg msg = {0};
|
|
struct tegra_vgpu_tsg_timeslice_params *p =
|
|
&msg.params.tsg_timeslice;
|
|
int err;
|
|
|
|
gk20a_dbg_fn("");
|
|
|
|
msg.cmd = TEGRA_VGPU_CMD_TSG_SET_TIMESLICE;
|
|
msg.handle = vgpu_get_handle(tsg->g);
|
|
p->tsg_id = tsg->tsgid;
|
|
p->timeslice_us = timeslice;
|
|
err = vgpu_comm_sendrecv(&msg, sizeof(msg), sizeof(msg));
|
|
err = err ? err : msg.ret;
|
|
WARN_ON(err);
|
|
if (!err)
|
|
tsg->timeslice_us = timeslice;
|
|
|
|
return err;
|
|
}
|
|
|
|
void vgpu_init_tsg_ops(struct gpu_ops *gops)
|
|
{
|
|
gops->fifo.tsg_bind_channel = vgpu_tsg_bind_channel;
|
|
gops->fifo.tsg_unbind_channel = vgpu_tsg_unbind_channel;
|
|
gops->fifo.tsg_set_timeslice = vgpu_tsg_set_timeslice;
|
|
gops->fifo.tsg_open = vgpu_tsg_open;
|
|
}
|