mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
c961b7ed1dc30d860ae5bfb22460cdc4c8d8d68e
MISRA rule 10.1 prohibits using signed values with bitwise operators. Make fifo invalid ID macros compliant with this MISRA rule. Also use these macros in source code instead of hardcoded numbers to make the code more readable. JIRA NVGPU-1006 Change-Id: I2f336d1decbc53b08f93587f2e00ea2cce47f72b Signed-off-by: Adeel Raza <araza@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1983700 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Description
No description provided