sujeet baranwal cb28a538cf gpu: nvgpu: Alignment of data for 64 bit read ...

The packaging of register's value in 64 bit variable
needs the reversal of 32-bit-word.

Bug 200083334

Change-Id: Id938f2a2fcffc90ef135ae963ae288c9a655069a
Signed-off-by: sujeet baranwal <sbaranwal@nvidia.com>
Reviewed-on: http://git-master/r/744455
(cherry picked from commit dfd3a752ea6a0943be499410010a176756221593)
Reviewed-on: http://git-master/r/753277
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Tested-by: Terje Bergstrom <tbergstrom@nvidia.com>

2015-06-06 07:24:26 -07:00

19 KiB

Raw Blame History

View Raw