mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 17:36:20 +03:00
This change switches nvgpu_timeout_peek_expired() to return a bool instead of an int to remove advisory rule MISRA 10.5 violations. MISRA 10.5 states that the value of an expression should not be cast to an inappropriate essential type. JIRA NVGPU-3798 Change-Id: I5cf9badaf07493e11a639e47ae4cf221700134ff Signed-off-by: Scott Long <scottl@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2155617 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
135 lines
3.4 KiB
C
135 lines
3.4 KiB
C
/*
|
|
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/gk20a.h>
|
|
#include <nvgpu/firmware.h>
|
|
#include <nvgpu/timers.h>
|
|
#include <nvgpu/nvlink_minion.h>
|
|
|
|
#ifdef CONFIG_NVGPU_NVLINK
|
|
|
|
/* Extract a WORD from the MINION ucode */
|
|
u32 nvgpu_nvlink_minion_extract_word(struct nvgpu_firmware *fw, u32 idx)
|
|
{
|
|
u32 out_data = 0U;
|
|
u8 byte = 0U;
|
|
u32 i = 0U;
|
|
|
|
for (i = 0U; i < 4U; i++) {
|
|
byte = fw->data[idx + i];
|
|
out_data |= ((u32)byte) << (8U * i);
|
|
}
|
|
|
|
return out_data;
|
|
}
|
|
|
|
/*
|
|
* Load minion FW and set up bootstrap
|
|
*/
|
|
int nvgpu_nvlink_minion_load(struct gk20a *g)
|
|
{
|
|
int err = 0;
|
|
struct nvgpu_firmware *nvgpu_minion_fw = NULL;
|
|
struct nvgpu_timeout timeout;
|
|
u32 delay = POLL_DELAY_MIN_US;
|
|
bool boot_cmplte;
|
|
|
|
nvgpu_log_fn(g, " ");
|
|
|
|
if (g->ops.nvlink.minion.is_running(g)) {
|
|
return 0;
|
|
}
|
|
|
|
/* get mem unlock ucode binary */
|
|
nvgpu_minion_fw = nvgpu_request_firmware(g, "minion.bin", 0);
|
|
if (nvgpu_minion_fw == NULL) {
|
|
nvgpu_err(g, "minion ucode get fail");
|
|
err = -ENOENT;
|
|
goto exit;
|
|
}
|
|
|
|
/* Minion reset */
|
|
err = nvgpu_falcon_reset(&g->minion_flcn);
|
|
if (err != 0) {
|
|
nvgpu_err(g, "Minion reset failed");
|
|
goto exit;
|
|
}
|
|
|
|
/* Clear interrupts */
|
|
g->ops.nvlink.minion.clear_intr(g);
|
|
|
|
err = nvgpu_nvlink_minion_load_ucode(g, nvgpu_minion_fw);
|
|
if (err != 0) {
|
|
goto exit;
|
|
}
|
|
|
|
/* set BOOTVEC to start of non-secure code */
|
|
err = nvgpu_falcon_bootstrap(&g->minion_flcn, 0x0);
|
|
if (err != 0) {
|
|
nvgpu_err(g, "Minion bootstrap failed");
|
|
goto exit;
|
|
}
|
|
|
|
err = nvgpu_timeout_init(g, &timeout, nvgpu_get_poll_timeout(g),
|
|
NVGPU_TIMER_CPU_TIMER);
|
|
if (err != 0) {
|
|
nvgpu_err(g, "Minion boot timeout init failed");
|
|
goto exit;
|
|
}
|
|
|
|
do {
|
|
err = g->ops.nvlink.minion.is_boot_complete(g, &boot_cmplte);
|
|
if (err != 0) {
|
|
goto exit;
|
|
}
|
|
if (boot_cmplte) {
|
|
nvgpu_log(g, gpu_dbg_nvlink,"MINION boot successful");
|
|
break;
|
|
}
|
|
nvgpu_usleep_range(delay, delay * 2U);
|
|
delay = min_t(unsigned int,
|
|
delay << 1, POLL_DELAY_MAX_US);
|
|
} while (nvgpu_timeout_expired_msg(&timeout,
|
|
"minion boot timeout") == 0);
|
|
|
|
/* Service interrupts */
|
|
g->ops.nvlink.minion.falcon_isr(g);
|
|
|
|
if (nvgpu_timeout_peek_expired(&timeout)) {
|
|
err = -ETIMEDOUT;
|
|
goto exit;
|
|
}
|
|
|
|
g->ops.nvlink.minion.init_intr(g);
|
|
|
|
nvgpu_release_firmware(g, nvgpu_minion_fw);
|
|
|
|
return err;
|
|
|
|
exit:
|
|
nvgpu_nvlink_free_minion_used_mem(g, nvgpu_minion_fw);
|
|
return err;
|
|
}
|
|
|
|
#endif
|
|
|