mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 09:57:08 +03:00
38ad90b484
JIRA DNVGPU-88 Change-Id: Idecfff5a80fadde77887385491dd6b73b1956bac Signed-off-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-on: http://git-master/r/1202551 (cherry picked from commit 3bcf9bad93fb6fdd4b87430b346ea41533149108) Reviewed-on: http://git-master/r/1223854 GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Tested-by: Terje Bergstrom <tbergstrom@nvidia.com>
74 lines
1.6 KiB
C
74 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
#ifndef _GPMUIFSEQ_H_
|
|
#define _GPMUIFSEQ_H_
|
|
|
|
#include "gk20a/pmu_common.h"
|
|
|
|
#define PMU_UNIT_SEQ (0x02)
|
|
|
|
/*!
|
|
* @file gpmuifseq.h
|
|
* @brief PMU Command/Message Interfaces - Sequencer
|
|
*/
|
|
|
|
/*!
|
|
* Defines the identifiers various high-level types of sequencer commands.
|
|
*
|
|
* _RUN_SCRIPT @ref NV_PMU_SEQ_CMD_RUN_SCRIPT
|
|
*/
|
|
enum {
|
|
NV_PMU_SEQ_CMD_ID_RUN_SCRIPT = 0,
|
|
};
|
|
|
|
struct nv_pmu_seq_cmd_run_script {
|
|
u8 cmd_type;
|
|
u8 pad[3];
|
|
struct pmu_allocation_v3 script_alloc;
|
|
struct pmu_allocation_v3 reg_alloc;
|
|
};
|
|
|
|
#define NV_PMU_SEQ_CMD_ALLOC_OFFSET 4
|
|
|
|
#define NV_PMU_SEQ_MSG_ALLOC_OFFSET \
|
|
(NV_PMU_SEQ_CMD_ALLOC_OFFSET + NV_PMU_CMD_ALLOC_SIZE)
|
|
|
|
struct nv_pmu_seq_cmd {
|
|
struct pmu_hdr hdr;
|
|
union {
|
|
u8 cmd_type;
|
|
struct nv_pmu_seq_cmd_run_script run_script;
|
|
};
|
|
};
|
|
|
|
enum {
|
|
NV_PMU_SEQ_MSG_ID_RUN_SCRIPT = 0,
|
|
};
|
|
|
|
struct nv_pmu_seq_msg_run_script {
|
|
u8 msg_type;
|
|
u8 error_code;
|
|
u16 error_pc;
|
|
u32 timeout_stat;
|
|
};
|
|
|
|
struct nv_pmu_seq_msg {
|
|
struct pmu_hdr hdr;
|
|
union {
|
|
u8 msg_type;
|
|
struct nv_pmu_seq_msg_run_script run_script;
|
|
};
|
|
};
|
|
|
|
#endif
|