mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 02:22:34 +03:00
4f5996e23d
Clean up gk20a.c by removing direct accesses to MC and moving the accesses to happen via MC HAL. The chip detection logic has to violate the HAL and call gk20a version directly, because HAL ops cannot be set up before chip has been identified. Change-Id: I4cdd0ef3fcf7d3b561a3fca4247a8356fe8d18e1 Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: http://git-master/r/1321576 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
32 lines
1.2 KiB
C
32 lines
1.2 KiB
C
/*
|
|
* Copyright (c) 2014-2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#ifndef MC_GK20A_H
|
|
#define MC_GK20A_H
|
|
struct gk20a;
|
|
|
|
void gk20a_init_mc(struct gpu_ops *gops);
|
|
void mc_gk20a_intr_enable(struct gk20a *g);
|
|
void mc_gk20a_intr_unit_config(struct gk20a *g, bool enable,
|
|
bool is_stalling, u32 mask);
|
|
irqreturn_t mc_gk20a_isr_stall(struct gk20a *g);
|
|
irqreturn_t mc_gk20a_isr_nonstall(struct gk20a *g);
|
|
irqreturn_t mc_gk20a_intr_thread_stall(struct gk20a *g);
|
|
void mc_gk20a_intr_thread_nonstall(struct gk20a *g, u32 intr);
|
|
void mc_gk20a_nonstall_cb(struct work_struct *work);
|
|
void gk20a_mc_enable(struct gk20a *g, u32 units);
|
|
void gk20a_mc_disable(struct gk20a *g, u32 units);
|
|
void gk20a_mc_reset(struct gk20a *g, u32 units);
|
|
u32 gk20a_mc_boot_0(struct gk20a *g, u32 *arch, u32 *impl, u32 *rev);
|
|
#endif
|