mirror of
git://nv-tegra.nvidia.com/kernel/nvethernetrm.git
synced 2025-12-22 09:12:10 +03:00
3e4f343b27
Issue: upon code review, identified that currently values are read from MTL_FPE_CTS register and modifying as per requirement and programming it to MAC_FPE_CTS register which is incorrect. Fix: Read the values of MAC_FPE_CTS register, modify them as per requirement and programming it back to MAC_FPE_CTS register Bug 5163057 Signed-off-by: Narayan Reddy <narayanr@nvidia.com> Change-Id: Ibdb48684ea396f175490e61cf097a8a186d52670 Reviewed-on: https://git-master.nvidia.com/r/c/kernel/nvethernetrm/+/3341918 Reviewed-by: svcacv <svcacv@nvidia.com> Reviewed-by: Bhadram Varka <vbhadram@nvidia.com> Reviewed-by: Srinivas Ramachandran <srinivasra@nvidia.com> Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com> Reviewed-by: Aniruddha Paul <anpaul@nvidia.com> Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> GVS: buildbot_gerritrpt <buildbot_gerritrpt@nvidia.com> Reviewed-by: Rakesh Goyal <rgoyal@nvidia.com> Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com>