nv-tegra-mirror/nvethernetrm
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/kernel/nvethernetrm.git synced 2025-12-24 10:34:24 +03:00
Code Issues Packages Projects Releases Wiki Activity
Files
e8fbce237cef2d28da9c3bb6058f03a1be65fcbc
nvethernetrm/include
History
Om Prakash Singh 36a6a3d487 osi: core: macsec: enable SECURE_REG_VIOL intr 
enable SECURE_REG_VIOL interrupt to generate
uncorrected Error for illegal access errors
for MACSEC Registers

Bug 3590939

Change-Id: I4f50c1b709ed3662eb6062dcbbbe42a8e36f101c
Signed-off-by: Om Prakash Singh <omp@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/kernel/nvethernetrm/+/2767836
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
2022-11-09 11:18:14 -08:00
..
ivc_core.h
osi: core: remove safety backup and save/restore code
2022-10-06 17:26:44 -07:00
mmc.h
nvethernetrm: update filename and location
2022-09-21 01:13:51 -07:00
nvethernet_type.h
nvethernetrm: update filename and location
2022-09-21 01:13:51 -07:00
nvethernetrm_export.h
osi: core: Fix MISRA issues
2022-09-29 19:38:37 -07:00
osi_common.h
osi: core: Fix misc optimizations
2022-11-04 16:17:25 -07:00
osi_core.h
osi: core: macsec: enable SECURE_REG_VIOL intr
2022-11-09 11:18:14 -08:00
osi_dma_txrx.h
osi: dma: Fix MISRA issues
2022-09-09 11:15:17 -07:00
osi_dma.h
osi: dma: using swcx to store nvsocket rx data idx
2022-10-25 18:05:24 -07:00
osi_macsec.h
osi: core: fix misra 2.x rules
2022-09-02 04:58:41 -07:00