nv-tegra-mirror/t23x-public-dts
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/device/hardware/nvidia/t23x-public-dts.git synced 2025-12-22 17:30:17 +03:00
Code Issues Packages Projects Releases Wiki Activity

t234:[P3762/P3783]: Fix probe fail of Hawks during boot.

Browse Source 
1. Made all sensors of Hawks as master sensors so any sensor is capable
to program SERIALIZERS i2c address translation during probe time
i.e first come first basis.So, We wont miss or skip SERIALIZERS i2c trans.
2. Changed i2c bus 8 freq to 400khz

Bug 4510846

Change-Id: I4f62d1d5a7f75f507273c06b5118814e4867f8a9
Signed-off-by: Praveen AC <pac@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/3133426
Tested-by: Shubham Chandra <shubhamc@nvidia.com>
Reviewed-by: Shubham Chandra <shubhamc@nvidia.com>
GVS: buildbot_gerritrpt <buildbot_gerritrpt@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
This commit is contained in:
Praveen AC
2024-05-08 09:11:20 +00:00
committed by mobile promotions
parent fc94e1b837
commit e5ca79c865
3 changed files with 10 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
overlay/tegra234-camera-p3762-a00.dtsi
View File

@@ -1,5 +1,5 @@
// SPDX-License-Identifier: GPL-2.0-only // SPDX-License-Identifier: GPL-2.0-only
// SPDX-FileCopyrightText: Copyright (c) 2023, NVIDIA CORPORATION & AFFILIATES. All rights reserved. // SPDX-FileCopyrightText: Copyright (c) 2023-2024, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
/* 12 camera module with 4 hawks and 4 Owls /* 12 camera module with 4 hawks and 4 Owls
* HAWK1 - 2 ar0234 cameras - max96712 Aggregator 1 - GMSL0 * HAWK1 - 2 ar0234 cameras - max96712 Aggregator 1 - GMSL0
@@ -750,6 +750,8 @@
}; };
/*i2c8*/ /*i2c8*/
i2c@31e0000 { i2c@31e0000 {
/* Set i2c freq to 400khz */
clock-frequency = <400000>;
virtual_i2c_mux@50 { virtual_i2c_mux@50 {
i2c@0 { i2c@0 {
ar0234_a@30 { ar0234_a@30 {

4
overlay/tegra234-camera-p3783-a00.dtsi
View File

@@ -1,5 +1,5 @@
// SPDX-License-Identifier: GPL-2.0-only // SPDX-License-Identifier: GPL-2.0-only
// SPDX-FileCopyrightText: Copyright (c) 2023, NVIDIA CORPORATION & AFFILIATES. All rights reserved. // SPDX-FileCopyrightText: Copyright (c) 2023-2024, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
/* 12 camera module with 4 hawks and 4 Owls /* 12 camera module with 4 hawks and 4 Owls
* HAWK1 - 2 ar0234 cameras - max96712 Aggregator 1 - GMSL0 * HAWK1 - 2 ar0234 cameras - max96712 Aggregator 1 - GMSL0
@@ -750,6 +750,8 @@
}; };
/*i2c8*/ /*i2c8*/
i2c@31e0000 { i2c@31e0000 {
/* Set i2c freq to 400khz */
clock-frequency = <400000>;
virtual_i2c_mux@50 { virtual_i2c_mux@50 {
i2c@0 { i2c@0 {
ar0234_a@30 { ar0234_a@30 {

8
overlay/tegra234-p3737-camera-p3762-a00-overlay.dts
View File

@@ -171,7 +171,7 @@
<&bpmp TEGRA234_CLK_EXTPERIPH1>; <&bpmp TEGRA234_CLK_EXTPERIPH1>;
clock-names = "extperiph1", "pllp_grtba"; clock-names = "extperiph1", "pllp_grtba";
mclk = "extperiph1"; mclk = "extperiph1";
channel = "c"; channel = "a";
has-eeprom; has-eeprom;
eeprom-addr = <0x40>; eeprom-addr = <0x40>;
reset-gpios = <&gpio CAM0_RST_L GPIO_ACTIVE_HIGH>; reset-gpios = <&gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
@@ -209,7 +209,7 @@
<&bpmp TEGRA234_CLK_EXTPERIPH1>; <&bpmp TEGRA234_CLK_EXTPERIPH1>;
clock-names = "extperiph1", "pllp_grtba"; clock-names = "extperiph1", "pllp_grtba";
mclk = "extperiph1"; mclk = "extperiph1";
channel = "c"; channel = "a";
has-eeprom; has-eeprom;
eeprom-addr = <0x42>; eeprom-addr = <0x42>;
reset-gpios = <&gpio CAM0_RST_L GPIO_ACTIVE_HIGH>; reset-gpios = <&gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
@@ -241,7 +241,7 @@
<&bpmp TEGRA234_CLK_EXTPERIPH1>; <&bpmp TEGRA234_CLK_EXTPERIPH1>;
clock-names = "extperiph1", "pllp_grtba"; clock-names = "extperiph1", "pllp_grtba";
mclk = "extperiph1"; mclk = "extperiph1";
channel = "c"; channel = "a";
has-eeprom; has-eeprom;
eeprom-addr = <0x44>; eeprom-addr = <0x44>;
reset-gpios = <&gpio CAM0_RST_L GPIO_ACTIVE_HIGH>; reset-gpios = <&gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
@@ -273,7 +273,7 @@
<&bpmp TEGRA234_CLK_EXTPERIPH1>; <&bpmp TEGRA234_CLK_EXTPERIPH1>;
clock-names = "extperiph1", "pllp_grtba"; clock-names = "extperiph1", "pllp_grtba";
mclk = "extperiph1"; mclk = "extperiph1";
channel = "c"; channel = "a";
has-eeprom; has-eeprom;
eeprom-addr = <0x46>; eeprom-addr = <0x46>;
reset-gpios = <&gpio CAM0_RST_L GPIO_ACTIVE_HIGH>; reset-gpios = <&gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;