Files
t23x-public-dts/overlay/tegra234-p3737-0000+p3701-0000-dynamic.dts
Wayne Wang 5767db6887 t23x: nv-public: add support for P3737 C5 PCIe EP
1. Add missing properties to enable C5 PCIe EP on P3737
2. Also add missing properties for some old p3737 boards

Bug 4428373

Change-Id: Ic7a6a36c6874a1d42fe903ce726b8aa075d108c4
Signed-off-by: Wayne Wang(SW-TEGRA) <waywang@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/3040254
Reviewed-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>
Reviewed-by: svcacv <svcacv@nvidia.com>
Reviewed-by: Brad Griffis <bgriffis@nvidia.com>
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
2024-01-18 01:09:21 -08:00

125 lines
3.0 KiB
Devicetree

// SPDX-License-Identifier: GPL-2.0-only
// SPDX-FileCopyrightText: Copyright (c) 2023-2024, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
/dts-v1/;
/plugin/;
#include <dt-bindings/gpio/tegra234-gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include "tegra234-p3737-camera-modules.dtsi"
/ {
overlay-name = "Tegra234 p3737-0000+p3701-xxxx Dynamic Overlay";
fragment-t234-p3737-0000-p3701-0000@0 {
target-path = "/";
board_config {
ids = ">=3737-0000-TS4", ">=3737-0000-RC1", ">=3737-0000-300";
};
__overlay__ {
bus@0 {
i2c@31e0000 {
rt5640: audio-codec@1c {
#sound-dai-cells = <1>;
status = "okay";
};
};
};
sound {
nvidia-audio-card,widgets =
"Headphone", "CVB-RT Headphone Jack",
"Microphone", "CVB-RT Mic Jack",
"Speaker", "CVB-RT Int Spk",
"Microphone", "CVB-RT Int Mic";
nvidia-audio-card,routing =
"CVB-RT Headphone Jack", "CVB-RT HPOL",
"CVB-RT Headphone Jack", "CVB-RT HPOR",
"CVB-RT IN1P", "CVB-RT Mic Jack",
"CVB-RT IN2P", "CVB-RT Mic Jack",
"CVB-RT Int Spk", "CVB-RT SPOLP",
"CVB-RT Int Spk", "CVB-RT SPORP",
"CVB-RT DMIC1", "CVB-RT Int Mic",
"CVB-RT DMIC2", "CVB-RT Int Mic";
nvidia-audio-card,dai-link@76 {
link-name = "rt5640-playback";
codec {
sound-dai = <&rt5640 0>;
prefix = "CVB-RT";
};
};
};
};
};
fragment-t234-p3737-0000-p3701-0000@1 {
target-path = "/";
board_config {
ids = "3737-0000-TS1","3737-0000-TS2","3737-0000-TS3","3737-0000-EB1","3737-0000-EB2","3737-0000-EB3","3737-0000-000","3737-0000-100","3737-0000-200";
};
__overlay__ {
bus@0{
i2c@c240000 {
typec@8 {
interrupt-parent = <&gpio_aon>;
interrupts = <TEGRA234_AON_GPIO(BB, 2) IRQ_TYPE_LEVEL_LOW>;
};
};
pcie-ep@141a0000 {
nvidia,refclk-select-gpios = <&gpio_aon
TEGRA234_AON_GPIO(AA, 4)
GPIO_ACTIVE_HIGH>;
};
};
regulator-vdd-3v3-pcie {
gpio = <&gpio TEGRA234_MAIN_GPIO(Z, 2) GPIO_ACTIVE_HIGH>;
};
};
};
/* PCIe 12V supply through NCP for TS3 */
fragment-t234-p3737-0000-p3701-0000@2 {
target-path = "/";
board_config {
ids = "3737-0000-TS3","3737-0000-200","3737-0000-300","3737-0000-EB3";
};
__overlay__ {
bus@0{
i2c@c240000 {
ncp_12v_pcie_supply: ncp81599@74 {
compatible = "nvidia,ncp81599";
reg = <0x74>;
regulator-name = "ncp81599";
ncp81599-supply = <&vdd_5v0_sys>;
status = "okay";
};
};
pcie@141a0000 {
vpcie12v-supply = <&ncp_12v_pcie_supply>;
};
pcie-ep@141a0000 {
vpcie12v-supply = <&ncp_12v_pcie_supply>;
};
};
};
};
/* PCIe C5 endpoint */
fragment-t234-p3737-0000-p3701-0000-pcie-c5-ep@0 {
target-path = "/bus@0";
board_config {
odm-data = "nvhs-uphy-config-1";
};
__overlay__ {
pcie@141a0000 {
status = "disabled";
};
pcie-ep@141a0000 {
status = "okay";
};
};
};
};