mirror of
git://nv-tegra.nvidia.com/device/hardware/nvidia/t23x-public-dts.git
synced 2025-12-22 09:12:02 +03:00
f1c9521e5d
Add virtual i2c bus support for 2nd,3rd & 4th Hawks
to read/write EEPROM data while streaming
Bug 4807682
Change-Id: I76e4a1128a66f22d13f7ee2c04c64d42da519080
Signed-off-by: Praveen AC <pac@nvidia.com>
(cherry picked from commit e96aba03cf)
Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/3258815
Reviewed-by: svcacv <svcacv@nvidia.com>
Reviewed-by: Bibek Basu <bbasu@nvidia.com>
GVS: buildbot_gerritrpt <buildbot_gerritrpt@nvidia.com>
Reviewed-by: Ankur Pawar <ankurp@nvidia.com>
181 lines
3.4 KiB
Devicetree
181 lines
3.4 KiB
Devicetree
// SPDX-License-Identifier: GPL-2.0-only
|
|
// SPDX-FileCopyrightText: Copyright (c) 2024-2025, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
|
|
|
/dts-v1/;
|
|
/plugin/;
|
|
|
|
#include "tegra234-p3737-camera-p3762-a00.dtsi"
|
|
#include "dt-bindings/gpio/tegra234-gpio.h"
|
|
#include "dt-bindings/clock/tegra234-clock.h"
|
|
#include <dt-bindings/tegra234-p3737-0000+p3701-0000.h>
|
|
|
|
/* camera control gpio definitions */
|
|
#define CAM0_RST_L TEGRA234_MAIN_GPIO(H, 3)
|
|
#define CAM0_PWDN TEGRA234_MAIN_GPIO(H, 6)
|
|
#define CAM1_RST_L TEGRA234_MAIN_GPIO(AC, 1)
|
|
#define CAM1_PWDN TEGRA234_MAIN_GPIO(AC, 0)
|
|
#define PWR_EN TEGRA234_MAIN_GPIO(AC, 7)
|
|
#define GYRO1_IRQ_GPIO TEGRA234_AON_GPIO(CC, 1)
|
|
#define ACCE1_IRQ_GPIO TEGRA234_AON_GPIO(CC, 0)
|
|
|
|
/ {
|
|
overlay-name = "Jetson Camera 3-Hawk 3-Owl p3762 module";
|
|
jetson-header-name = "Jetson AGX CSI Connector";
|
|
compatible = JETSON_COMPATIBLE;
|
|
|
|
fragment-camera-hawk-owl@0 {
|
|
target-path = "/";
|
|
__overlay__ {
|
|
tegra-capture-vi {
|
|
num-channels = <12>;
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
port@0 {
|
|
status = "okay";
|
|
};
|
|
port@1 {
|
|
status = "okay";
|
|
};
|
|
port@2 {
|
|
status = "okay";
|
|
};
|
|
port@3 {
|
|
status = "okay";
|
|
};
|
|
port@4 {
|
|
status = "okay";
|
|
};
|
|
port@5 {
|
|
status = "okay";
|
|
};
|
|
port@6 {
|
|
status = "disabled";
|
|
};
|
|
port@7 {
|
|
status = "disabled";
|
|
};
|
|
port@8 {
|
|
status = "okay";
|
|
};
|
|
port@9 {
|
|
status = "okay";
|
|
};
|
|
port@10 {
|
|
status = "okay";
|
|
};
|
|
port@11 {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
bus@0 {
|
|
host1x@13e00000 {
|
|
nvcsi@15a00000 {
|
|
num-channels = <12>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
channel@0 {
|
|
status = "okay";
|
|
};
|
|
channel@1 {
|
|
status = "okay";
|
|
};
|
|
channel@2 {
|
|
status = "okay";
|
|
};
|
|
channel@3 {
|
|
status = "okay";
|
|
};
|
|
channel@4 {
|
|
status = "okay";
|
|
};
|
|
channel@5 {
|
|
status = "okay";
|
|
};
|
|
channel@6 {
|
|
status = "disabled";
|
|
};
|
|
channel@7 {
|
|
status = "disabled";
|
|
};
|
|
channel@8 {
|
|
status = "okay";
|
|
};
|
|
channel@9 {
|
|
status = "okay";
|
|
};
|
|
channel@10 {
|
|
status = "okay";
|
|
};
|
|
channel@11 {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
i2c@3180000 {
|
|
max96712_b@62 {
|
|
status = "okay";
|
|
};
|
|
ar0234_i@30 {
|
|
status = "okay";
|
|
};
|
|
ar0234_j@32 {
|
|
status = "okay";
|
|
};
|
|
ar0234_k@34 {
|
|
status = "okay";
|
|
};
|
|
ar0234_l@36 {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
i2c@31e0000 {
|
|
max96712_a@62 {
|
|
status = "okay";
|
|
};
|
|
virtual_i2c_mux@50 {
|
|
status = "okay";
|
|
|
|
i2c@0 {
|
|
bmi088_a@69 {
|
|
status = "okay";
|
|
};
|
|
ar0234_a@30 {
|
|
status = "okay";
|
|
};
|
|
ar0234_b@31 {
|
|
status = "okay";
|
|
};
|
|
};
|
|
i2c@1 {
|
|
ar0234_c@32 {
|
|
status = "okay";
|
|
};
|
|
ar0234_d@33 {
|
|
status = "okay";
|
|
};
|
|
};
|
|
i2c@2 {
|
|
ar0234_e@34 {
|
|
status = "okay";
|
|
};
|
|
ar0234_f@35 {
|
|
status = "okay";
|
|
};
|
|
};
|
|
i2c@3 {
|
|
ar0234_g@36 {
|
|
status = "disabled";
|
|
};
|
|
ar0234_h@37 {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|