mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 02:22:34 +03:00
gpu: nvgpu: Remove unused MM HAL operations
Remove mm.get_kind_invalid and mm.get_kind_pitch since these HAL operations are no longer used. JIRA NVGPU-2042 Change-Id: Icfcf3ac3756da6e00168a5d513fcc21aaf872a92 Signed-off-by: Alex Waterman <alexw@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2103671 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
committed by
mobile promotions
parent
688242bcb3
commit
074e5fed29
@@ -572,8 +572,6 @@ static const struct gpu_ops vgpu_gp10b_ops = {
|
||||
.init_inst_block = gk20a_init_inst_block,
|
||||
.init_bar2_vm = gp10b_init_bar2_vm,
|
||||
.remove_bar2_vm = gp10b_remove_bar2_vm,
|
||||
.get_kind_invalid = gm20b_get_kind_invalid,
|
||||
.get_kind_pitch = gm20b_get_kind_pitch,
|
||||
.bar1_map_userd = vgpu_mm_bar1_map_userd,
|
||||
.vm_as_alloc_share = vgpu_vm_as_alloc_share,
|
||||
.vm_as_free_share = vgpu_vm_as_free_share,
|
||||
|
||||
@@ -664,8 +664,6 @@ static const struct gpu_ops vgpu_gv11b_ops = {
|
||||
.init_mm_setup_hw = NULL,
|
||||
.is_bar1_supported = gv11b_mm_is_bar1_supported,
|
||||
.init_inst_block = gv11b_init_inst_block,
|
||||
.get_kind_invalid = gm20b_get_kind_invalid,
|
||||
.get_kind_pitch = gm20b_get_kind_pitch,
|
||||
.init_bar2_vm = gp10b_init_bar2_vm,
|
||||
.remove_bar2_vm = gp10b_remove_bar2_vm,
|
||||
.fault_info_mem_destroy = gv11b_mm_fault_info_mem_destroy,
|
||||
|
||||
@@ -49,13 +49,3 @@ u64 gm20b_gpu_phys_addr(struct gk20a *g,
|
||||
{
|
||||
return phys;
|
||||
}
|
||||
|
||||
u32 gm20b_get_kind_invalid(void)
|
||||
{
|
||||
return gmmu_pte_kind_invalid_v();
|
||||
}
|
||||
|
||||
u32 gm20b_get_kind_pitch(void)
|
||||
{
|
||||
return gmmu_pte_kind_pitch_v();
|
||||
}
|
||||
|
||||
@@ -33,6 +33,4 @@ bool gm20b_mm_support_sparse(struct gk20a *g);
|
||||
bool gm20b_mm_is_bar1_supported(struct gk20a *g);
|
||||
u64 gm20b_gpu_phys_addr(struct gk20a *g,
|
||||
struct nvgpu_gmmu_attrs *attrs, u64 phys);
|
||||
u32 gm20b_get_kind_invalid(void);
|
||||
u32 gm20b_get_kind_pitch(void);
|
||||
#endif /* NVGPU_GM20B_MM_GM20B_H */
|
||||
|
||||
@@ -852,8 +852,6 @@ static const struct gpu_ops gm20b_ops = {
|
||||
.is_bar1_supported = gm20b_mm_is_bar1_supported,
|
||||
.alloc_inst_block = gk20a_alloc_inst_block,
|
||||
.init_inst_block = gk20a_init_inst_block,
|
||||
.get_kind_invalid = gm20b_get_kind_invalid,
|
||||
.get_kind_pitch = gm20b_get_kind_pitch,
|
||||
.bar1_map_userd = gk20a_mm_bar1_map_userd,
|
||||
.cache = {
|
||||
.fb_flush = gk20a_mm_fb_flush,
|
||||
|
||||
@@ -934,8 +934,6 @@ static const struct gpu_ops gp10b_ops = {
|
||||
.init_inst_block = gk20a_init_inst_block,
|
||||
.init_bar2_vm = gp10b_init_bar2_vm,
|
||||
.remove_bar2_vm = gp10b_remove_bar2_vm,
|
||||
.get_kind_invalid = gm20b_get_kind_invalid,
|
||||
.get_kind_pitch = gm20b_get_kind_pitch,
|
||||
.bar1_map_userd = gk20a_mm_bar1_map_userd,
|
||||
.cache = {
|
||||
.fb_flush = gk20a_mm_fb_flush,
|
||||
|
||||
@@ -1120,8 +1120,6 @@ static const struct gpu_ops gv100_ops = {
|
||||
.is_bar1_supported = gv11b_mm_is_bar1_supported,
|
||||
.alloc_inst_block = gk20a_alloc_inst_block,
|
||||
.init_inst_block = gv11b_init_inst_block,
|
||||
.get_kind_invalid = gm20b_get_kind_invalid,
|
||||
.get_kind_pitch = gm20b_get_kind_pitch,
|
||||
.init_bar2_vm = gp10b_init_bar2_vm,
|
||||
.remove_bar2_vm = gp10b_remove_bar2_vm,
|
||||
.fault_info_mem_destroy = gv11b_mm_fault_info_mem_destroy,
|
||||
|
||||
@@ -1095,8 +1095,6 @@ static const struct gpu_ops gv11b_ops = {
|
||||
.is_bar1_supported = gv11b_mm_is_bar1_supported,
|
||||
.alloc_inst_block = gk20a_alloc_inst_block,
|
||||
.init_inst_block = gv11b_init_inst_block,
|
||||
.get_kind_invalid = gm20b_get_kind_invalid,
|
||||
.get_kind_pitch = gm20b_get_kind_pitch,
|
||||
.init_bar2_vm = gp10b_init_bar2_vm,
|
||||
.remove_bar2_vm = gp10b_remove_bar2_vm,
|
||||
.fault_info_mem_destroy = gv11b_mm_fault_info_mem_destroy,
|
||||
|
||||
@@ -1155,8 +1155,6 @@ static const struct gpu_ops tu104_ops = {
|
||||
.is_bar1_supported = gv11b_mm_is_bar1_supported,
|
||||
.alloc_inst_block = gk20a_alloc_inst_block,
|
||||
.init_inst_block = gv11b_init_inst_block,
|
||||
.get_kind_invalid = gm20b_get_kind_invalid,
|
||||
.get_kind_pitch = gm20b_get_kind_pitch,
|
||||
.init_bar2_vm = gp10b_init_bar2_vm,
|
||||
.remove_bar2_vm = gp10b_remove_bar2_vm,
|
||||
.fault_info_mem_destroy = gv11b_mm_fault_info_mem_destroy,
|
||||
|
||||
@@ -1275,8 +1275,6 @@ struct gpu_ops {
|
||||
struct vm_gk20a *vm, u32 big_page_size);
|
||||
void (*fault_info_mem_destroy)(struct gk20a *g);
|
||||
void (*mmu_fault_disable_hw)(struct gk20a *g);
|
||||
u32 (*get_kind_invalid)(void);
|
||||
u32 (*get_kind_pitch)(void);
|
||||
u32 (*get_flush_retries)(struct gk20a *g,
|
||||
enum nvgpu_flush_op op);
|
||||
u64 (*bar1_map_userd)(struct gk20a *g, struct nvgpu_mem *mem, u32 offset);
|
||||
|
||||
Reference in New Issue
Block a user