nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-23 09:57:08 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: fix MISRA 17.7 in hal ltc driver

Browse Source 
Add error check for return value from function nvgpu_timeout_init.

JIRA NVGPU-3422

Change-Id: Ie89f689539086c5990f0856022aa4e5c4099e190
Signed-off-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2119970
GVS: Gerrit_Virtual_Submit
Reviewed-by: Philip Elcan <pelcan@nvidia.com>
Reviewed-by: Vinod Gopalakrishnakurup <vinodg@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Seshendra Gadagottu
2019-05-15 14:12:31 -07:00
committed by mobile promotions
parent 6f5cd4027c
commit 51a86f81bb
1 changed files with 11 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
drivers/gpu/nvgpu/hal/ltc/ltc_gm20b.c
View File

@@ -77,6 +77,7 @@ void gm20b_flush_ltc(struct gk20a *g)
u32 ltc_stride = nvgpu_get_litter_value(g, GPU_LIT_LTC_STRIDE); u32 ltc_stride = nvgpu_get_litter_value(g, GPU_LIT_LTC_STRIDE);
bool is_clean_pending_set = false; bool is_clean_pending_set = false;
bool is_invalidate_pending_set = false; bool is_invalidate_pending_set = false;
int err;
/* Clean... */ /* Clean... */
nvgpu_writel_check(g, ltc_ltcs_ltss_tstg_cmgmt1_r(), nvgpu_writel_check(g, ltc_ltcs_ltss_tstg_cmgmt1_r(),
@@ -108,7 +109,11 @@ void gm20b_flush_ltc(struct gk20a *g)
* *
* So 5ms timeout here should be more than sufficient. * So 5ms timeout here should be more than sufficient.
*/ */
nvgpu_timeout_init(g, &timeout, 5, NVGPU_TIMER_CPU_TIMER); err = nvgpu_timeout_init(g, &timeout, 5, NVGPU_TIMER_CPU_TIMER);
if (err != 0) {
nvgpu_err(g, "nvgpu_timeout_init failed err=%d", err);
return;
}
do { do {
int cmgmt1 = ltc_ltc0_ltss_tstg_cmgmt1_r() + int cmgmt1 = ltc_ltc0_ltss_tstg_cmgmt1_r() +
@@ -134,7 +139,11 @@ void gm20b_flush_ltc(struct gk20a *g)
u32 op_pending; u32 op_pending;
/* Again, 5ms. */ /* Again, 5ms. */
nvgpu_timeout_init(g, &timeout, 5, NVGPU_TIMER_CPU_TIMER); err = nvgpu_timeout_init(g, &timeout, 5, NVGPU_TIMER_CPU_TIMER);
if (err != 0) {
nvgpu_err(g, "nvgpu_timeout_init failed err=%d", err);
return;
}
do { do {
int cmgmt0 = ltc_ltc0_ltss_tstg_cmgmt0_r() + int cmgmt0 = ltc_ltc0_ltss_tstg_cmgmt0_r() +