mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 02:22:34 +03:00
gpu: nvgpu: update gops_fifo.intr_1_isr logic
Update gops_fifo.intr_1_isr to clear interrupt and return NVGPU_NONSTALL_OPS_WAKEUP_SEMAPHORE only if channel interrupt is pending Jira NVGPU-6222 Change-Id: I976f8bcf53c7735b154f40bb70b5f401020c8dd4 Signed-off-by: Vedashree Vidwans <vvidwans@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2479250 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com> Reviewed-by: Seema Khowala <seemaj@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> GVS: Gerrit_Virtual_Submit Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
committed by
mobile promotions
parent
3b6eb25668
commit
625d942c52
@@ -1,5 +1,5 @@
|
||||
/*
|
||||
* Copyright (c) 2019-2020, NVIDIA CORPORATION. All rights reserved.
|
||||
* Copyright (c) 2019-2021, NVIDIA CORPORATION. All rights reserved.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
@@ -92,7 +92,8 @@ int test_gk20a_fifo_intr_1_isr(struct unit_module *m,
|
||||
/* no channel intr pending */
|
||||
nvgpu_writel(g, fifo_intr_0_r(), ~fifo_intr_0_channel_intr_pending_f());
|
||||
gk20a_fifo_intr_1_isr(g);
|
||||
unit_assert(nvgpu_readl(g, fifo_intr_0_r()) == 0, goto done);
|
||||
unit_assert(nvgpu_readl(g, fifo_intr_0_r()) ==
|
||||
~fifo_intr_0_channel_intr_pending_f(), goto done);
|
||||
|
||||
/* channel intr pending */
|
||||
nvgpu_writel(g, fifo_intr_0_r(), U32_MAX);
|
||||
|
||||
Reference in New Issue
Block a user