mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 02:22:34 +03:00
gpu: nvgpu: unit: use gr/ce engine interrupt mask
nvgpu_engine_interrupt_mask has been split into nvgpu_gr_engine_interrupt_mask and nvgpu_gr_engine_interrupt_mask. Update test_engine_interrupt_mask to combine them. Jira NVGPU-3693 Change-Id: I1e09ff3efd83415120773da75f8b512a481ee14c Signed-off-by: Thomas Fleury <tfleury@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2249913 Reviewed-by: Vedashree Vidwans <vvidwans@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Vinod Gopalakrishnakurup <vinodg@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
committed by
Alex Waterman
parent
0ba37ecf4d
commit
8fa2fcd9da
@@ -362,7 +362,9 @@ int test_engine_interrupt_mask(struct unit_module *m,
|
||||
struct gk20a *g, void *args)
|
||||
{
|
||||
int ret = UNIT_FAIL;
|
||||
u32 intr_mask = nvgpu_engine_interrupt_mask(g);
|
||||
u32 intr_mask =
|
||||
nvgpu_gr_engine_interrupt_mask(g) |
|
||||
nvgpu_ce_engine_interrupt_mask(g);
|
||||
u32 all_mask = 0U;
|
||||
u32 ce_reset_mask;
|
||||
u32 mask;
|
||||
|
||||
@@ -153,12 +153,13 @@ int test_engine_enum_from_type(struct unit_module *m,
|
||||
/**
|
||||
* Test specification for: test_engine_interrupt_mask
|
||||
*
|
||||
* Description: Branch coverage for nvgpu_engine_interrupt_mask,
|
||||
* nvgpu_engine_act_interrupt_mask and
|
||||
* nvgpu_engine_get_all_ce_reset_mask
|
||||
* Description: Engine interrupt masks
|
||||
*
|
||||
* Test Type: Feature based
|
||||
*
|
||||
* Targets: nvgpu_gr_engine_interrupt_mask, nvgpu_ce_engine_interrupt_mask,
|
||||
* nvgpu_engine_act_interrupt_mask, nvgpu_engine_get_all_ce_reset_mask
|
||||
*
|
||||
* Input: test_engine_ids must have run.
|
||||
*
|
||||
* Steps:
|
||||
|
||||
Reference in New Issue
Block a user