nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 10:34:43 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: add correct value for base_period_ms

Browse Source 
- Due to AELPG, threshold value gets changed as per
  GPU load. Thus ELPG does not get kicked in and
  "elpg_transitions" sysfs node does not increase. This
  causes ELPG test 101 in MODS to fail.
- Add correct value for base_period_ms parameter in
  ga10b_pmu_pg_pre_init()

Bug 3733077

Change-Id: I2d2d3d31379395b474f5d18355a2e16049c4a49a
Signed-off-by: Divya <dsinghatwari@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2750549
(cherry picked from commit 1ab707df38fa2802ef9e4a53a0975e14ec56c19b)
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2762479
Reviewed-by: svcacv <svcacv@nvidia.com>
Reviewed-by: Mahantesh Kumbar <mkumbar@nvidia.com>
GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
This commit is contained in:
Divya
2022-07-25 14:52:51 +00:00
committed by mobile promotions
parent 4decbdcf73
commit c07ac78d52
3 changed files with 10 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/gpu/nvgpu/common/pmu/pg/pg_sw_ga10b.c
View File

@@ -53,7 +53,7 @@ static int ga10b_pmu_pg_pre_init(struct gk20a *g, struct nvgpu_pmu *pmu)
sizeof(struct pmu_rpc_struct_lpwr_loading_pre_init));
rpc.arch_sf_support_mask = NV_PMU_ARCH_FEATURE_SUPPORT_MASK;
rpc.base_period_ms = NV_PMU_BASE_SAMPLING_PERIOD_MS;
rpc.base_period_ms = NV_PMU_PG_AP_BASE_PERIOD_MS;
rpc.b_no_pstate_vbios = true;
/* Initialize LPWR GR and MS grp data for GRAPHICS and MS_LTC engine */

1
drivers/gpu/nvgpu/common/pmu/pg/pg_sw_ga10b.h
View File

@@ -29,7 +29,6 @@ struct gk20a;
#define NV_PMU_SUB_FEATURE_SUPPORT_MASK 0xf84
#define NV_PMU_ARCH_FEATURE_SUPPORT_MASK 0x1B3
#define NV_PMU_BASE_SAMPLING_PERIOD_MS 0xFFFF
/*
* Brief Identifier for each Lpwr Group Ctrl ids

18
drivers/gpu/nvgpu/include/nvgpu/pmu/pmuif/ap.h
View File

@@ -38,24 +38,24 @@
#define PMU_AP_IDLE_MASK_HIST_IDX_2 (5)
#define PMU_AP_IDLE_MASK_HIST_IDX_3 (6)
/* Centralized LPWR callback base period and multiplier */
#define NV_PMU_PG_AP_BASE_MULTIPLIER_DEFAULT (1)
#define NV_PMU_PG_AP_BASE_PERIOD_MS (1000)
/*
* Default values for AP parameters
*
* IDLE_FILTER_MIN_DEFAULT_US : Default minimum idle threshold value in usec
* IDLE_FILTER_MIN_DI_US : Minimum idle threshold for DI in usec
* IDLE_FILTER_MAX_DEFAULT_US : Default maximum idle threshold value in usec
* IDLE_FILTER_MAX_DI_US : Maximum idle threshold for DI in usec
* MIN_RESIDENCY_DEFAULT : Default minimum residency per AP sample
* BREAKEVEN_RESIDENT_TIME_DEFAULT_US : Default breakeven resident time per cycle
* BREAKEVEN_RESIDENT_TIME_DI_US : Breakeven resident time per cycle for DI
* CYCLES_PER_SAMPLE_MAX_DEFAULT : Maximum power feature cycles per AP sample
*/
#define NV_PMU_PG_AP_BASE_MULTIPLIER_DEFAULT (1)
#define NV_PMU_PG_AP_IDLE_FILTER_MIN_DEFAULT_US (100)
#define NV_PMU_PG_AP_IDLE_FILTER_MAX_DEFAULT_US (70000)
#define NV_PMU_PG_AP_MIN_RESIDENCY_DEFAULT (1)
#define NV_PMU_PG_AP_BREAK_EVEN_RESIDENT_TIME_DEFAULT_US (1300)
#define NV_PMU_PG_AP_CYCLES_PER_SAMPLE_MAX_DEFAULT (100)
#define NV_PMU_PG_AP_IDLE_FILTER_MIN_DEFAULT_US (100)
#define NV_PMU_PG_AP_IDLE_FILTER_MAX_DEFAULT_US (70000)
#define NV_PMU_PG_AP_MIN_RESIDENCY_DEFAULT (1)
#define NV_PMU_PG_AP_BREAK_EVEN_RESIDENT_TIME_DEFAULT_US (1300)
#define NV_PMU_PG_AP_CYCLES_PER_SAMPLE_MAX_DEFAULT (100)
/* Mapping between AP_CTRLs and Histograms */
#define PMU_AP_HISTOGRAM_IDX_GRAPHICS (PMU_AP_HISTOGRAM(1))