nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-25 02:52:51 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: Add Pstate boardobj SSMD index in NVGPU

Browse Source 
Add PSTATE boardobj SSMD index to the SSMD table. This should
be enabled only when ucode support this feature.

NVGPU-3813

Change-Id: I92dcaea10d916d8d8fc09c4675b7201f80e75d6b
Signed-off-by: rmylavarapu <rmylavarapu@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2153120
GVS: Gerrit_Virtual_Submit
Reviewed-by: Mahantesh Kumbar <mkumbar@nvidia.com>
Tested-by: Mahantesh Kumbar <mkumbar@nvidia.com>
Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
rmylavarapu
2019-07-15 10:09:34 +05:30
committed by mobile promotions
parent f0a8daee02
commit ed8bbafdb5
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/gpu/nvgpu/include/nvgpu/pmu/super_surface.h
View File

@@ -51,9 +51,9 @@ struct pmu_super_surface;
#define NV_PMU_SUPER_SURFACE_MEMBER_CLK_FREQ_CONTROLLER_GRP 0x18U
#define NV_PMU_SUPER_SURFACE_MEMBER_CLK_FREQ_DOMAIN_GRP 0x19U
#define NV_PMU_SUPER_SURFACE_MEMBER_CHANGE_SEQ_GRP 0x1EU
#define NV_PMU_SUPER_SURFACE_MEMBER_PSTATE_GRP 0x1FU
#define NV_PMU_SUPER_SURFACE_MEMBER_PSTATE_GRP 0x20U
#define NV_PMU_SUPER_SURFACE_MEMBER_COUNT 0x20U
#define NV_PMU_SUPER_SURFACE_MEMBER_COUNT 0x21U
u32 nvgpu_pmu_get_ss_member_set_offset(struct gk20a *g,
struct nvgpu_pmu *pmu, u32 member_id);