mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 02:22:34 +03:00
2c09ee5cf0
For gk20a & gp106, nvgpu driver currently hardcodes base address for FECS, GPCCS, NVDEC falcons. Instead, emit those register in the hw headers. Base address is the address of IRQSSET register. JIRA NVGPU-1587 Change-Id: I710c4006b5ef6ded7980491ac157f8c03399b831 Signed-off-by: Sagar Kamble <skamble@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1966643 GVS: Gerrit_Virtual_Submit Reviewed-by: Alex Waterman <alexw@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>