mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
6c33a010d8
Add __nvgpu_sgl_phys function that can be used to implement IPA to PA translation in a subsequent change. Adapt existing function prototypes to add pointer to gpu context, as we will need to check if IPA to PA translation is needed. JIRA EVLR-2442 Bug 200392719 Change-Id: I5a734c958c8277d1bf673c020dafb31263f142d6 Signed-off-by: Thomas Fleury <tfleury@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1673142 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
74 lines
2.6 KiB
C
74 lines
2.6 KiB
C
/*
|
|
* Copyright (c) 2017-2018, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include <nvgpu/page_allocator.h>
|
|
#include <nvgpu/bug.h>
|
|
|
|
#include "gk20a/gk20a.h"
|
|
#include "gk20a/mm_gk20a.h"
|
|
#include "gk20a/pramin_gk20a.h"
|
|
|
|
#include <nvgpu/hw/gk20a/hw_bus_gk20a.h>
|
|
#include <nvgpu/hw/gk20a/hw_pram_gk20a.h>
|
|
|
|
/* WARNING: returns pramin_window_lock taken, complement with pramin_exit() */
|
|
u32 gk20a_pramin_enter(struct gk20a *g, struct nvgpu_mem *mem,
|
|
struct nvgpu_sgt *sgt, struct nvgpu_sgl *sgl, u32 w)
|
|
{
|
|
u64 bufbase = nvgpu_sgt_get_phys(g, sgt, sgl);
|
|
u64 addr = bufbase + w * sizeof(u32);
|
|
u32 hi = (u32)((addr & ~(u64)0xfffff)
|
|
>> bus_bar0_window_target_bar0_window_base_shift_v());
|
|
u32 lo = (u32)(addr & 0xfffff);
|
|
u32 win = nvgpu_aperture_mask(g, mem,
|
|
bus_bar0_window_target_sys_mem_noncoherent_f(),
|
|
bus_bar0_window_target_sys_mem_coherent_f(),
|
|
bus_bar0_window_target_vid_mem_f()) |
|
|
bus_bar0_window_base_f(hi);
|
|
|
|
gk20a_dbg(gpu_dbg_mem,
|
|
"0x%08x:%08x begin for %p,%p at [%llx,%llx] (sz %llx)",
|
|
hi, lo, mem, sgl, bufbase,
|
|
bufbase + nvgpu_sgt_get_phys(g, sgt, sgl),
|
|
nvgpu_sgt_get_length(sgt, sgl));
|
|
|
|
WARN_ON(!bufbase);
|
|
|
|
nvgpu_spinlock_acquire(&g->mm.pramin_window_lock);
|
|
|
|
if (g->mm.pramin_window != win) {
|
|
gk20a_writel(g, bus_bar0_window_r(), win);
|
|
gk20a_readl(g, bus_bar0_window_r());
|
|
g->mm.pramin_window = win;
|
|
}
|
|
|
|
return lo;
|
|
}
|
|
|
|
void gk20a_pramin_exit(struct gk20a *g, struct nvgpu_mem *mem,
|
|
struct nvgpu_sgl *sgl)
|
|
{
|
|
gk20a_dbg(gpu_dbg_mem, "end for %p,%p", mem, sgl);
|
|
|
|
nvgpu_spinlock_release(&g->mm.pramin_window_lock);
|
|
}
|