nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 02:22:34 +03:00
Code Issues Packages Projects Releases Wiki Activity
Files
80adcd99e81b6e547261d8c72eec87c3f2ba1fe0
linux-nvgpu/drivers/gpu/nvgpu/common/gr
History
Seema Khowala 6f5cd4027c gpu: nvgpu: channel MISRA fix for Rule 17.7 
Check return value of below functions
gk20a_enable_channel_tsg
gk20a_disable_channel_tsg

Rename
gk20a_disable_channel_tsg -> nvgpu_channel_disable_tsg
gk20a_enable_channel_tsg -> nvgpu_channel_enable_tsg

JIRA NVGPU-3388

Change-Id: I0c18c4a14a872cecb12ae3089da886be9da43914
Signed-off-by: Seema Khowala <seemaj@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2115211
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
2019-05-16 16:25:22 -07:00
..
ctx_priv.h
gpu: nvgpu: gr: fix MISRA 10.4 violations
2019-04-26 13:05:42 -07:00
ctx.c
gpu: nvgpu: ctx: fix misra rule 16.1 error
2019-05-07 02:02:23 -07:00
fecs_trace.c
gpu: nvgpu: gr_priv header include cleanup
2019-05-10 20:15:36 -07:00
fs_state.c
gpu: nvgpu: fix MISRA 5.7 violations in gr.config unit
2019-05-06 13:15:21 -07:00
global_ctx_priv.h
gpu: nvgpu: make gr global_ctx structs private
2019-04-02 02:15:34 -07:00
global_ctx.c
gpu: nvgpu: gr: fix MISRA 10.4 violations
2019-04-26 13:05:42 -07:00
gr_config_priv.h
gpu: nvgpu: fix MISRA 5.7 violations in gr.config unit
2019-05-06 13:15:21 -07:00
gr_config.c
gpu: nvgpu: fix MISRA 15.7 violation in gr.config unit
2019-05-06 13:15:30 -07:00
gr_falcon_priv.h
gpu: nvgpu: fix MISRA directive 4.10 in gr falcon
2019-05-03 16:27:14 -07:00
gr_falcon.c
gpu: nvgpu: Remove alloc_inst_block from mm HAL
2019-05-01 15:06:42 -07:00
gr_intr_priv.h
gpu: nvgpu: rename tsg_gk20a and channel_gk20a structs
2019-05-06 02:56:53 -07:00
gr_intr.c
gpu: nvgpu: gr_priv header include cleanup
2019-05-10 20:15:36 -07:00
gr_priv.h
gpu: nvgpu: create common.fbp unit
2019-05-02 08:56:11 -07:00
gr_setup.c
gpu: nvgpu: channel MISRA fix for Rule 17.7
2019-05-16 16:25:22 -07:00
gr_utils.c
gpu: nvgpu: gr_priv header include cleanup
2019-05-10 20:15:36 -07:00
gr.c
gpu: nvgpu: Fix CERT INT32-C C error in common.gr
2019-05-14 17:47:59 -07:00
hwpm_map.c
gpu: nvgpu: update for gr_priv header cleanup
2019-05-07 10:40:26 -07:00
obj_ctx_priv.h
gpu: nvgpu: add common.gr.obj_ctx unit
2019-04-02 11:07:00 -07:00
obj_ctx.c
gpu: nvgpu: gr_priv header include cleanup
2019-05-10 20:15:36 -07:00
subctx_priv.h
gpu: nvgpu: make nvgpu_gr_subctx a priv struct
2019-04-06 04:34:25 -07:00
subctx.c
gpu: nvgpu: Add new mm HAL and move cache code to that HAL
2019-04-16 17:06:42 -07:00
zbc_priv.h
gpu: nvpgu: move zbc structs to priv header
2019-04-08 01:55:33 -07:00
zbc.c
gpu: nvgpu: Use sw ops for PMU PG unit
2019-05-08 03:25:23 -07:00
zcull_priv.h
gpu: nvgpu: move nvgpu_gr_zcull to common
2019-04-03 07:44:23 -07:00
zcull.c
gpu: nvgpu: Cleanup for gr_gk20a header
2019-04-19 00:04:00 -07:00