nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 18:42:29 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: update gr interrupt handling

Browse Source 
Add support for handling following two gr interrupts: buffer_notify and
debug_method. At present, the reporting of these interrupts are enabled.
However, they are not individually handled and are treated as unhandled
interrupts.

Jira: NVGPU-6137

Change-Id: I73ec18d9a1fdb09a47834127cf5c0629730ba550
Signed-off-by: Antony Clince Alex <aalex@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2427240
Reviewed-by: automaticguardword <automaticguardword@nvidia.com>
Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com>
Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com>
Reviewed-by: Seema Khowala <seemaj@nvidia.com>
Reviewed-by: Alex Waterman <alexw@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
GVS: Gerrit_Virtual_Submit
This commit is contained in:
Antony Clince Alex
2020-10-13 16:43:54 +05:30
committed by Alex Waterman
parent 8c402095db
commit 2c5f8eb501
2 changed files with 29 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
drivers/gpu/nvgpu/common/gr/gr_intr.c
View File

@@ -954,6 +954,22 @@ static void gr_intr_handle_pending_interrupts(struct gk20a *g,
g->ops.gr.intr.handle_semaphore_pending(g, isr_data);
*clear_intr &= ~intr_info->semaphore;
}
if (intr_info->buffer_notify != 0U) {
/*
* This notifier event is ignored at present as there is no
* real usecase.
*/
nvgpu_log(g, gpu_dbg_intr, "buffer notify interrupt");
*clear_intr &= ~intr_info->buffer_notify;
}
if (intr_info->debug_method != 0U) {
nvgpu_warn(g, "dropping method(0x%x) on subchannel(%d)",
isr_data->offset, isr_data->sub_chan);
*clear_intr &= ~intr_info->debug_method;
}
}
static struct nvgpu_tsg *gr_intr_get_channel_from_ctx(struct gk20a *g,

13
drivers/gpu/nvgpu/common/gr/gr_intr_priv.h
View File

@@ -87,6 +87,19 @@ struct nvgpu_gr_intr_info {
* Same value is used to clear the interrupt.
*/
u32 exception;
/*
* This value is set when the FE receives a valid method and it
* matches with the value configured in PRI_FE_DEBUG_METHOD_* pri
* registers; In case of a match, FE proceeds to drop that method.
* This provides a way to the SW to turn off HW decoding of this
* method and convert it to a SW method.
*/
u32 debug_method;
/*
* This value is set on the completion of a LaunchDma method with
* InterruptType field configured to INTERRUPT.
*/
u32 buffer_notify;
};
/**