nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 10:34:43 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: rename gm20b_gr_init_enable_hww_exceptions hal

Browse Source 
Rename gm20b_gr_init_enable_hww_exceptions hal functon to
gm20b_gr_intr_enable_hww_exceptions as this function belongs to
gr.intr unit

JIRA NVGPU-2951

Change-Id: I2be611db6a66be899a7a562f4c4e2860522acb1d
Signed-off-by: Vinod G <vinodg@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2083965
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Vinod G
2019-03-28 08:11:43 -07:00
committed by mobile promotions
parent 7f91045874
commit 9b728a06c9
4 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/gpu/nvgpu/gm20b/hal_gm20b.c
View File

@@ -474,7 +474,7 @@ static const struct gpu_ops gm20b_ops = {
},
.intr = {
.enable_hww_exceptions =
gm20b_gr_init_enable_hww_exceptions,
gm20b_gr_intr_enable_hww_exceptions,
.enable_interrupts = gm20b_gr_intr_enable_interrupts,
.enable_gpc_exceptions =
gm20b_gr_intr_enable_gpc_exceptions,

2
drivers/gpu/nvgpu/gp10b/hal_gp10b.c
View File

@@ -552,7 +552,7 @@ static const struct gpu_ops gp10b_ops = {
},
.intr = {
.enable_hww_exceptions =
gm20b_gr_init_enable_hww_exceptions,
gm20b_gr_intr_enable_hww_exceptions,
.enable_interrupts = gm20b_gr_intr_enable_interrupts,
.enable_gpc_exceptions =
gm20b_gr_intr_enable_gpc_exceptions,

2
drivers/gpu/nvgpu/hal/gr/intr/gr_intr_gm20b.c
View File

@@ -29,7 +29,7 @@
#include <nvgpu/hw/gm20b/hw_gr_gm20b.h>
void gm20b_gr_init_enable_hww_exceptions(struct gk20a *g)
void gm20b_gr_intr_enable_hww_exceptions(struct gk20a *g)
{
/* enable exceptions */
nvgpu_writel(g, gr_fe_hww_esr_r(),

2
drivers/gpu/nvgpu/hal/gr/intr/gr_intr_gm20b.h
View File

@@ -28,7 +28,7 @@
struct gk20a;
struct nvgpu_gr_config;
void gm20b_gr_init_enable_hww_exceptions(struct gk20a *g);
void gm20b_gr_intr_enable_hww_exceptions(struct gk20a *g);
void gm20b_gr_intr_enable_interrupts(struct gk20a *g, bool enable);
void gm20b_gr_intr_enable_exceptions(struct gk20a *g,
struct nvgpu_gr_config *gr_config,