nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-23 01:50:07 +03:00
Code Issues Packages Projects Releases Wiki Activity
Files
a7e4390e733ad272c3ba09b51a8c8c5da58f08c7
linux-nvgpu/drivers/gpu/nvgpu/tu104
History
Konsta Holtta 38c548a39c gpu: nvgpu: Add channel.reset_faulted HAL 
Add a HAL op for resetting the eng_faulted and pbdma_faulted states on a
channel. This used to be a local feature in fifo_gv11b.c; the HAL is
defined for all chips from gv11b onwards.

Jira NVGPU-1307

Change-Id: I120a59c429851cc69e712ddd5b06a4b3d16c06c9
Signed-off-by: Konsta Holtta <kholtta@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2017269
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
2019-02-12 17:06:37 -08:00
..
bios_tu104.c
gpu: nvgpu: Add hal for bios_init in TU104
2018-12-07 12:15:35 -08:00
bios_tu104.h
gpu: nvgpu: Add hal for bios_init in TU104
2018-12-07 12:15:35 -08:00
ecc_tu104.c
gpu: nvgpu: move header location of gk20a.h
2018-10-24 23:16:10 -07:00
ecc_tu104.h
gpu: nvgpu: MISRA Rule 21.2 header guard fixes
2018-10-29 03:57:01 -07:00
fbpa_tu104.c
gpu: nvgpu: tu104: fix MISRA Rule 10.4 Violations
2018-12-05 07:44:24 -08:00
fbpa_tu104.h
gpu: nvgpu: MISRA Rule 21.2 header guard fixes
2018-10-29 03:57:01 -07:00
fecs_trace_tu104.c
gpu: nvgpu: check tu104 specific timestamp buffer full error code
2018-12-31 09:43:39 -08:00
fecs_trace_tu104.h
gpu: nvgpu: check tu104 specific timestamp buffer full error code
2018-12-31 09:43:39 -08:00
fifo_tu104.c
gpu: nvgpu: move chip specific runlist code to common
2019-01-24 04:14:40 -08:00
fifo_tu104.h
gpu: nvgpu: move chip specific runlist code to common
2019-01-24 04:14:40 -08:00
func_tu104.c
gpu: nvgpu: move header location of gk20a.h
2018-10-24 23:16:10 -07:00
func_tu104.h
Revert "Revert "gpu: nvgpu: add turing support""
2018-10-12 17:35:09 +05:30
gr_tu104.c
gpu: nvgpu: add new gr/config unit to initialize GR configuration
2019-02-08 12:55:53 -08:00
gr_tu104.h
gpu: nvgpu: log mme esr register information
2019-01-30 04:42:58 -08:00
hal_tu104.c
gpu: nvgpu: Add channel.reset_faulted HAL
2019-02-12 17:06:37 -08:00
hal_tu104.h
gpu: nvgpu: Fix MISRA rule 8.3 violations
2018-11-12 22:33:18 -08:00
sec2_tu104.c
gpu: nvgpu: make flcn queues struct nvgpu_falcon_queue*
2019-01-03 02:58:42 -08:00
sec2_tu104.h
gpu: nvgpu: update SEC2 falcon base addr init
2018-12-12 15:14:13 -08:00