Files
linux-nvgpu/drivers/gpu/nvgpu/include/nvgpu
Philip Elcan 1d1acaaa5e gpu: nvgpu: posix: update align macros for CERT-C
The ALIGN() and ALIGN_MASK() macros were causing INT30 CERT-C
violations because of possible wrap issues. Update the macros to check
for potential wrap cases.

JIRA NVGPU-3515

Change-Id: I2af50fe036e8fcaf27e484af134c4a54fa4d19a1
Signed-off-by: Philip Elcan <pelcan@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2124998
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Alex Waterman <alexw@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
2019-05-24 13:35:35 -07:00
..
2019-04-30 02:47:37 -07:00
2019-04-13 09:13:48 -07:00
2019-04-16 11:55:12 -07:00
2019-04-19 14:45:42 -07:00
2018-06-14 21:40:57 -07:00
2019-05-03 16:25:43 -07:00
2019-05-02 08:56:11 -07:00
2018-09-13 19:18:24 -07:00
2019-05-22 03:16:56 -07:00
2019-04-16 11:55:35 -07:00
2019-04-30 02:47:37 -07:00
2019-04-19 15:35:12 -07:00
2018-08-14 15:33:20 -07:00
2019-03-25 03:04:32 -07:00
2018-10-12 17:35:07 +05:30
2018-11-09 13:27:04 -08:00